
Homework 3

(Due date: March 14th @ 5:30 pm)


Presentation and clarity are very important! Show your procedure!

PROBLEM 1 (12 PTS)

• Complete the timing diagram of the circuit shown below. (5 pts)




• Complete the timing diagram of the circuits shown below: (7 pts)




PROBLEM 2 (33 PTS)

• Complete the timing diagram of the circuit shown below: (10 pts)




Complete the timing diagram of the circuit shown below: (7 pts)




1

Complete the timing diagram of the circuit whose VHDL description is shown below: (6 pts) library ieee; elsif (clk'event and clk = 0') then use ieee.std logic 1164.all; if x = 1' then qt <= a xnor (not qt);</pre> entity circ is end if; port (prn, a , clk: in std logic; end if;




The following circuit is a single-input compressor circuit (SIC), a component in Built-in Self-Test systems. Complete the timing diagram of the following circuit: $Q = Q_3 Q_2 Q_1 Q_0$ (10 pts)




PROBLEM 3 (18 PTS)

Given the following circuit, complete the timing diagram (signals *D0*, *Q* and *DATA*). . The LUT 6-to-6 implements the following function: $OLUT = [ILUT^{0.91}]$, where ILUT is an unsigned number. For example $ILUT = 35 (100011_2) \rightarrow OLUT = [35^{0.91}] = 26 (011010_2)$



PROBLEM 4 (12 PTS)



PROBLEM 5 (25 PTS)

- For the following circuit, do: $R = R_3 R_2 R_1 R_0$. $G = G_3 G_2 G_1 G_0$
- ✓ Write structural VHDL code. Create two files: i) flip flop, ii) top file (where you will interconnect the flip flops and the logic gates). Provide a printout. (10 pts)
- Write a VHDL testbench according to the timing diagram shown below. Complete the timing diagram by simulating your circuit (Behavioral Simulation). The clock frequency must be 100 MHz with 50% duty cycle. Provide a printout. (15 pts)

